



# UNITED STATES PATENT AND TRADEMARK OFFICE

Am  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/035,580	12/28/2001	Guy L. Steele JR.	06502.0381	2889
7590	04/08/2005		EXAMINER	
Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P. 1300 I Street, N.W. Washington, DC 20005-3315			DO, CHAT C	
			ART UNIT	PAPER NUMBER
			2193	

DATE MAILED: 04/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/035,580	STEELE, GUY L.	
	Examiner Chat C. Do	Art Unit 2193	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 11/4/04;11/23/04;12/16/04;12/23/04.
- 2a) This action is **FINAL**.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-40 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-40 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 11/4/04;11/23/04;1.
- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

**DETAILED ACTION**

1. This communication is responsive to Amendment filed 12/16/2004.
  2. Claims 1-40 are pending in this application. Claims 1, 15 and 28 are independent claims.
- This Office action is made final.

***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-40 are rejected under 35 U.S.C. 102(b) as being anticipated by Huang et al. (U.S. 5,995,991).

Re claim 1, Huang et al. disclose in Figures 1 and 4 a system (abstract) for providing a floating point product (col. 7 lines 65-66 and 114 in Figure 4), comprising: an analyzer circuit (24 and 26 in Figure 1; 116-2 and 118-2 in Figure 4; and col. 7 lines 10-17; and col. 3 lines 10-15) configured to determine a first status of a first floating point operand (e.g. output of 116-2) and a second status of a second floating point operand (e.g. output of 118-2) based upon data within the first floating point operand and data within the second floating point operand respectively, and a results circuit coupled (114, 150, and 122) to the analyzer circuit (116-2 and 118-2) and configured to assert a resulting floating point operand containing the product (col. 7 lines 65-66) of the first floating

point operand and the second floating point operand and a resulting status embedded (e.g. output of 150) within the resulting floating point operand.

Re claim 2, Huang et al. further disclose in Figures 1 and 4 the analyzer circuit further comprises: a first operand buffer (e.g. 112) configured to store the first floating point operand, a second operand buffer (e.g. 112) configured to store the second floating point operand, a first operand analysis circuit (116-2) coupled to the first operand buffer, the first operand analysis circuit configured to generate a first characteristic signal having information relating to the first status (table 1 in col. 6); and a second operand analysis circuit (118-2) coupled to the second operand buffer, the second operand analysis circuit configured to generate a second characteristic signal having information relating to the second status (table 1 in col. 6).

Re claim 3, Huang et al. further disclose in Figures 1 and 4 the first status and the second status are determined without regard to memory storage external to the first operand buffer and the second operand buffer (116-2 and 118-2).

Re claim 4, Huang et al. further disclose in Figures 1 and 4 the memory storage external to the first operand buffer and the second operand buffer is a floating-point status register (112 for storing the status information as example of output of 150).

Re claim 5, Huang et al. further disclose in Figures 1 and 4 the results circuit further comprises: a multiplier circuit (114 and col. 7 lines 65-66) coupled to the analyzer circuit (116-2 and 118-2), the multiplier circuit configured to produce the product of the first floating point operand and the second floating point operand (output of 114), a multiplier logic circuit (150) coupled to the analyzer circuit and configured to produce

the resulting status based upon the first status and the second status (150); and a result assembler coupled to the multiplier circuit and the multiplier logic circuit, the result assembler configured to assess the resulting floating point operand and embed the resulting status within the resulting floating point operand (112).

Re claim 6, Huang et al. further disclose in Figures 1 and 4 the multiplier logic circuit is organized according to the structure of a decision table (table 1 in col. 6).

Re claim 7, Huang et al. further disclose in Figures 1 and 4 product of the first floating point operand and the second floating point operand is identical in all cases to the product that would be produced if the two operands were swapped (inherently and col. 7 line 65 is vice versa of line 66).

Re claim 8, Huang et al. further disclose in Figures 1 and 4 the first status, the second status, and the resulting status are each one of the following: an invalid operation status, an overflow status, an underflow status, division by zero status, an infinity status, and an inexact status (col. 7 lines 20-22).

Re claim 9, Huang et al. further disclose in Figures 1 and 4 the overflow status represents one in a group of a plus overflow (+OV) status and a minus overflow (-OV) status (col. 1 lines 55-60 and col. 7 lines 20-23).

Re claim 10, Huang et al. further disclose in Figures 1 and 4 the overflow status is represented as a predetermined non-infinity numerical value (table 1 in col. 6).

Re claim 11, Huang et al. further disclose in Figures 1 and 4 the underflow status represents one in a group of a plus underflow (+UN) status and a minus underflow (-UN) status (col. 1 lines 55-60 and col. 7 lines 20-23)..

Re claim 12, Huang et al. further disclose in Figures 1 and 4 the underflow status is represented as a predetermined non-zero numerical value (table 1 in col. 6).

Re claim 13, Huang et al. further disclose in Figures 1 and 4 the invalid status represents a not-a-number (NaN) status due to an invalid operation (col. 6 lines 39-43).

Re claim 14, Huang et al. further disclose in Figures 1 and 4 the infinity status represents one in a group of a positive infinity status and a negative infinity status (col. 9 lines 25-30).

Re claim 15, it is a method claim of claim 1. Thus, claim 15 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 16, it is a method claim of claim 2. Thus, claim 16 is also rejected under the same rationale as cited in the rejection of rejected claim 2.

Re claim 17, it is a method claim of claim 3. Thus, claim 17 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

Re claim 18, it is a method claim of claim 4. Thus, claim 18 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Re claim 19, it is a method claim of claim 5. Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 5.

Re claim 20, it is a method claim of claim 7. Thus, claim 20 is also rejected under the same rationale as cited in the rejection of rejected claim 7.

Re claim 21, it is a method claim of claim 8. Thus, claim 21 is also rejected under the same rationale as cited in the rejection of rejected claim 8.

Re claim 22, it is a method claim of claim 9. Thus, claim 22 is also rejected under the same rationale as cited in the rejection of rejected claim 9.

Re claim 23, it is a method claim of claim 10. Thus, claim 23 is also rejected under the same rationale as cited in the rejection of rejected claim 10.

Re claim 24, it is a method claim of claim 11. Thus, claim 24 is also rejected under the same rationale as cited in the rejection of rejected claim 11.

Re claim 25, it is a method claim of claim 12. Thus, claim 25 is also rejected under the same rationale as cited in the rejection of rejected claim 12.

Re claim 26, it is a method claim of claim 13. Thus, claim 26 is also rejected under the same rationale as cited in the rejection of rejected claim 13.

Re claim 27, it is a method claim of claim 14. Thus, claim 27 is also rejected under the same rationale as cited in the rejection of rejected claim 14.

Re claim 28, it is a computer-readable medium claim of claim 1. Thus, claim 28 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Re claim 29, it is a computer-readable medium claim of claim 2. Thus, claim 29 is also rejected under the same rationale as cited in the rejection of rejected claim 2.

Re claim 30, it is a computer-readable medium claim of claim 3. Thus, claim 30 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

Re claim 31, it is a computer-readable medium claim of claim 4. Thus, claim 31 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Re claim 32, it is a computer-readable medium claim of claim 5. Thus, claim 32 is also rejected under the same rationale as cited in the rejection of rejected claim 5.

Re claim 33, it is a computer-readable medium claim of claim 7. Thus, claim 33 is also rejected under the same rationale as cited in the rejection of rejected claim 7.

Re claim 34, it is a computer-readable medium claim of claim 8. Thus, claim 34 is also rejected under the same rationale as cited in the rejection of rejected claim 8.

Re claim 35, it is a computer-readable medium claim of claim 9. Thus, claim 35 is also rejected under the same rationale as cited in the rejection of rejected claim 9.

Re claim 36, it is a computer-readable medium claim of claim 10. Thus, claim 36 is also rejected under the same rationale as cited in the rejection of rejected claim 10.

Re claim 37, it is a computer-readable medium claim of claim 11. Thus, claim 37 is also rejected under the same rationale as cited in the rejection of rejected claim 11.

Re claim 38, it is a computer-readable medium claim of claim 12. Thus, claim 38 is also rejected under the same rationale as cited in the rejection of rejected claim 12.

Re claim 39, it is a computer-readable medium claim of claim 13. Thus, claim 39 is also rejected under the same rationale as cited in the rejection of rejected claim 13.

Re claim 40, it is a computer-readable medium claim of claim 14. Thus, claim 40 is also rejected under the same rationale as cited in the rejection of rejected claim 14.

### ***Double Patenting***

5. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

Art Unit: 2193

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

6. Claims 1-6, 8-19, 21-32, and 34-40 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-37 of copending Application No. 10/035584 in view of Nakano (U.S. 5,065,352).

Claims 1, 5, 15, 19, 28, and 32 of the present application have same limitations cited in claim 1, 5, 14, 18, 26, and 30 of the copending Application except the present application claims the result as the product of a multiplication of two operands and the copending Application claims the result as the remainder of a division of two operands. However, Nakano discloses in Figure 1 a multiplication is used to perform the remainder of a division or vice versa (abstract lines 7-15). Therefore, it would have been obvious application to a person having ordinary skill in the art at the time the invention is made to compute a remainder of a division using a multiplication as seen in Nakano's invention into the present application's invention because it would enable to enhance the system performance and reduce the circuitry of computing a division.

Claims 2-4, 6, 8-14, 16-18, 21-27, 29-31, and 34-40 of the present application have exact limitations cited in claims 2-4, 6-13, 15-17, 19-25, 27-29, and 31-37 of the copending Application respectively.

This is a provisional obviousness-type double patenting rejection.

***Response to Arguments***

7. Applicant's arguments filed 12/16/2004 have been fully considered but they are not persuasive.
  - a. The applicant argues in pages 14-15 for all independent claims 1, 15, and 28 that the cited reference by Huang (U.S. 5,995,991) does not disclose an analyzer circuit configured to determine a first status of a first floating point operand and a second status of a second floating point operand based upon data within the first floating point operand and data within the second floating point operand respectively.

The examiner respectfully submits that the last Office action clearly cited Figures, columns and lines which indicated the analyzer circuit. To reiterate, a portion of Figures 1 and 4 clearly disclose the analyzer circuit, particularly the boxes with labels 24 and 26 in Figure 1 and the boxes with labels 116 and 118. The x\_tag 116 and y\_tag 118 are determined based on x and y operands 116-1 and 118-1 respectively according to the table 2 listed in column 8. Therefore, the information of determining x\_tag and y\_tag must be within the x and y operands respectively. It is also clearly seen in Figure 1 and column 3 lines 10-15.

***Conclusion***

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2193

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do  
Examiner  
Art Unit 2193

March 29, 2005

*Marci L. Do*

KAKALI CHAKI  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100